

**East West University**  
**Department of Computer Science and Engineering**  
**Course Title: Computer Architecture, Course code: CSE360**  
**Fall 2021, Quiz 1, Total Mark: 10, Time: 15 Minutes, Set A**  
**Instructor: Dr. Md. Nawab Yousuf Ali**

Name: \_\_\_\_\_ Id: \_\_\_\_\_ Sec: \_\_\_\_\_ Roll: \_\_\_\_\_

|     |                                                                                                                                                                                                                                                       | Marks |
|-----|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|
| Q1. | _____ memory consists of 20 accumulators, each capable of holding 10 digits.                                                                                                                                                                          | 1     |
| Q2. | Each instruction of a word in ISA consists of ____ bit opcode and ____ bit address.                                                                                                                                                                   | 1     |
| Q3. | Which of the following contains address of the next instruction to be fetched from MM?<br>a) IR b) PC c) AC d) None of them                                                                                                                           | 1     |
| Q4. | In IAS the instruction buffer register holds the right-hand instruction from a word in memory. T/F                                                                                                                                                    | 1     |
| Q5. | What is the size of the memory when CPU addresses memory data using 28-bit address bus?                                                                                                                                                               | 1     |
| Q6. | The integrated circuits define the<br>a) 3 <sup>rd</sup> generation computer b) 4 <sup>th</sup> generation computer<br>c) 5 <sup>th</sup> generation computer d) None of them                                                                         | 1     |
| Q7. | Number of separate signal paths in PDP-8 bus structure is _____.                                                                                                                                                                                      | 1     |
| Q8. | More than 1000000 components can be placed on a single integrated circuit in<br>a) LSI b) ULSI c) VLSI d) None of them                                                                                                                                | 1     |
| Q9. | Under which of the following techniques the processor analyzes which instructions are dependent on each other's result to create an optimized schedule of instruction.<br>a) Branch prediction b) Data flow analysis<br>c) Pipelining d) None of them | 1     |
| Q10 | The CPU fetches instruction from RAM pointed by<br>a) IR b) AC c) PC d) None of them                                                                                                                                                                  | 1     |